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Abstract 
 
 
 
 
 
 
 
DC-DC converters with computerized  digital control methods picked up ubiquity because of their 
high productivity, low power utilization, higher resistance to natural changes, for example, 
temperature and maturing of parts, capacity to interface effortlessly, of programmability and to 
actualize advanced control plans. Their requisitions incorporate compact electronic gadgets, for 
example, computer and smart phones others. 
 
         Various techniques have been developed to meet the requirement of output voltage and at the 
same time it is also necessary to get more resolution to increase precision. The other is to develop 
new control methods that can utilize the advantages of the digital controller so as to improve the 
dynamic performance of the switching power converters. 
The objective of this thesis is to study current techniques of DPWM generation and to develop 
new techniques using 8052 for low cost implementation and PID controller implementation. Usage 
of computerized PID controllers for DC-DC converters is talked about in this thesis. The essential 
preferences of digital control over analog control are higher invulnerability to ecological changes, 
for example, temperature and maturing of parts, expanded adaptability by changing the product, 
more praiseworthy control procedures and lessened number of segments. Simple PID controller 
was initially planned utilizing frequency response techniques, and then changed over into digital 
control. 
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Chapter 1 
                                                      Introduction 
 
 
 
 
1.1 Introduction 
 
 
The electronics industry, the fastest growing industry in this planet and would be remain 
so due to advancement and revolution in VLSI technology. This digital technology makes life of 
people very comfort and easy, and because of this Digital technology become most popular 
among all. Nowadays without electronics gadget like computer, cell phone, digital sound system, 
home appliances our life become like hell. That is why the electronics generating maximum 
revenue and growing faster with the new technological advancement.  As the application of 
different devices is different, the power supply, current and voltage rating would be different as 
per as their specification. For that for that we need fixed regulated power supply. There is two 
type of voltage regulation method in general. 
 Linear Regulator 
 Switching Regulator 
1.1.1. Linear Regulators 
 
This regelation is done by using variable resistor. It is made by connecting a variable 
resistor series with the load resistor and the change in the value of resistance is done as per as the 
load. The advantage of this type of regulator is that it is simple and less costly but it is less 
efficient due power dissipation in the resistor has made unpopular.  The regulation can also be 
done with ZENER diode but major problem is less efficient. 
  apter 1 
                                   Introduction 
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1.1.2 Switching Regulators 
 
 
The switching regulator is become very popular nowadays because of its high power 
conversion efficiency. The efficiency can be achieved by the use of switching regulator up to 
90%. This type of regulator also has great design flexibility. A switching regulator generally use 
a power switch by turning on & off it transfer energy partly from source to the load. This switch 
is controlled by controller and that is responsible for desire output. As it is using the controlled 
switch to regulate the power supply it is called switching regulator.  
 
The loss of energy in this scheme is very less because of absence of resistor .this reason 
lead the switching regulator more efficient as compared to linear regulator. Also the output 
voltage of this regulator does not depend upon the load. 
 
There is various type of switching regulator but our discussion is limited to Buck 
Regulator. The schematic diagram of buck converter is shown in Fig. 1.3.As this converter uses 
two power switch an operated synchronously i.e.one after another it is called synchronous Buck 
regulator. Buck converter, one type of step down chopper where output voltage is less than the 
input voltage. Here the regulation is done by using simple switches (with ideally no on resistance 
or very low on resistance). These switches goes ON and OFF at a fixed rate called as switching 
frequency, to keep the output at desired level.  
               The output of DC-DC buck converter is given as 
                                                                            𝑉𝑜 =  𝐷 × 𝑉𝑖𝑛                                                                                      (1.1) 
Where, D is duty ratio is defined by the ratio of on time of the switch (𝑇𝑂𝑁) to the operating time 
period (T) 
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                                                               Figure 1 Synchronous buck converter 
 
From the equation no. 1.1  we can say that the output voltage is the function of  𝑇𝑂𝑁 when the 
switching period T is fixed ,Thus by controlling the switch by controlled PWM signal we can control 
the output voltage.  
 
 
 
 
1.2     Digital Controllers 
 
Various type of controller is used to control the switch such as analog, digital, fuzzy etc. 
among these controllers Digital controller is very popular nowadays. There is plenty advantage 
digital control has over analog controller such as it is less sensitive to environmental changes, 
like change in temperature, humidity etc.it is more robust than analog controller as it is less 
sudden small short time change in the system. Another most important advantage is that if there 
is any change specification we don’t need to change the component like analog controller, just 
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we need to change the program so, flexibility is greater than analog controller. It is also very 
compact and requires less area and mostly it is not very costly. But nothing is perfect in the 
world the digital controller has many advantage too. Such as there is always a delay incorporated 
with the system due to sampling process that makes the system nonlinear. Fig 1.4 shows the 
block diagram of digitally controlled synchronous buck converter operating in Voltage Mode 
Control. 
   
 
Figure 2 block diagram of closed loop synchronous buck converter 
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1.3 Objective 
 
In this thesis various DPWM technique using different microcontroller are studied and various controlling 
method of DPWM signal is implemented experimentally. the main aim of this project  is to design low 
cost ,efficient and convenient controlled DPWM  technique using various type of microcontroller such as  
8052, Audrino etc. This thesis is also meant to compare the designed method with the existed 
methods to checks its efficiency and performances. 
 
 
1.7 Thesis Structure 
 
 In order to analyze and check the performance of DPWM generation techniques, for a 
DC-DC converter the proper design of power stage parameters of DC-DC buck converter 
are necessary. Chapter 2 discusses designing of parameters viz. L, C, R of DC-DC buck 
converter. 
 Chapter 3 presents the principle of Pulse Width Modulation (PWM). It also discusses 
present techniques of PWM generation in analog as well as digital domain. In this chapter 
the basics of microcontroller and its way of exploitation for PWM generation also 
included. 
 Chapter 4 presents the PID controller design for controlling the voltage of the SBC and its 
hardware implementation. 
  At last Chapter 5 contains conclusion to the thesis. Scope of future work extending the       
study further is suggested in this chapter. 
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This chapter deals with the design of synchronous buck converter. By this chapter we are 
able to describe how to select the inductor and capacitor, various problems for designing Buck 
Converter. 
 
2.1 Synchronous Buck converter 
 
Figure 2.1 shows the general configuration of synchronous buck converter. It uses two 
switches which is nothing but a MOSFET or we can use IGBT .In this thesis we use MOSFET 
to design the Buck converter. In some buck converter the low side MOSFET Q2 is replaced by 
schottkey diode or any general purpose diode such type of converter is called asynchronous 
Buck convereter 
 
 
Figure 3 Synchronous buck converter with driver
Chapter 2 
                             Synchronous Buck Converter design 
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To determine the proper value of inductor and capacitor following parameter information are 
nessecery. 
 
                                            1. Applied DC voltage: 𝑉𝐼𝑁 
2. Nominal output voltage: 𝑉𝑂𝑈𝑇 
 
           From fig 2.1 it can be conclude that  it works like LC filter like  that receives a voltage 
square wave at its input which is producing by controlled switching action of two MOSFET and 
after proper filtering produces a regulated output  voltage  𝑉𝑂𝑈𝑇 . 
 
2.2 Inductor selection  
 
 
The fundamental property of an inductor is to oppose the change in the magnitude of 
current passing through it. In buck converter the switching action of MOSFET is done at very high 
speed. Hence switch produces discontinuous output current, but it is the inductor, which 
overcome this problem. During the ON state of MOSFET an electric current flows in the circuit 
and energy is stored in the inductor (charging). As soon as the switch is turned off, there are no 
current flows to the circuit.  At this time inductor released the entire energy which is stored in 
ON time. At steady state condition, the average inductor current  𝐼𝐿 is equal to the output current 
𝐼𝑎𝑣𝑔. 
Figure 2.2 shows the inductor current vs. time in CCM where the inductor current 
never reached to its zero value. It can be seen from the figure, the inductor current is not 
constant, but varies around 𝐼𝑎𝑣𝑔  between a maximum value 𝐼𝑚𝑎𝑥 and a minimum value 𝐼𝑚𝑖𝑛 
whose difference 𝛥 𝐼𝐿 is the peak-to-peak inductor current ripple. 
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Figure 4 inductor current vs. time(t) in CCM 
 
 
 
For choosing the value of inductor key factor need to be concern that the peak to peak ripple 
current 𝛥 𝐼𝐿  of inductor should not cross the permissible value there is a thumb rule that the peak to 
peak inductor ripple current  𝛥 𝐼𝐿 should be around 30% to 40% of average inductor current 𝐼𝑎𝑣𝑔 or 
output current. 
            
                                                                                𝐿 =
(𝑉𝐼𝑁−𝑉𝑜𝑢𝑡)𝑉𝑜𝑢𝑡
𝑉𝐼𝑁𝐹𝑆𝑊 𝛥𝐼𝐿
                                                 (2.1) 
 
 
 
Where 
 
• 𝑉𝐼𝑁      Input voltage (in V) 
 
• 𝑉𝑂𝑈𝑇   Output voltage (in V) 
 
               • 𝐹𝑆𝑊    Switching frequency (in Hz) 
 
• 𝐿        Inductance (in H) 
 
• 𝛥𝐼𝐿       Peak-to-peak inductor current (in A) 
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When selecting a value of inductor three is another parameter need to be consider , that is the 
saturation current 𝐼𝑆𝐴𝑇 of the inductor, which should never be exceeded in the operation. 
Operating the inductor above 𝐼𝑆𝐴𝑇 would cause a significant inductance loss and a steep increase 
of the inductor current during the charging phase. 
 
2.3 Selecting the Capacitor 
 
 
The main function of capacitor is to maintain constant output voltage.it makes the output voltage 
ripple free.  As ideal capacitor is almost practically impossible to construct there always an ESR 
incorporated with it and this ESR affects the output voltage. The best practice is to use low-ESR 
capacitors to minimize the ripple on the output voltage. 
           For a certain peak-to-peak output voltage ripple (𝛥𝑉𝑂𝑈𝑇,𝑅𝐼𝑃𝑃𝐿𝐸), the required maximum ESR   
of the output capacitor can be calculated by using the following equation [5] 
 
                                           𝐸𝑆𝑅 =
𝛥𝑉𝑂𝑈𝑇,𝑅𝐼𝑃𝑃𝐿𝐸
𝛥𝐼𝐿
                                                                                      (2.2) 
 
Where, 𝛥𝐼𝐿 is the inductor peak to peak ripple current 
 
The equation for calculating the value of capacitor is as follows [5], 
                                
                                        𝐶 =
𝐿 𝐼𝐿,𝑚𝑎𝑥
2
(𝑉𝑂𝑈𝑇+𝛥𝑉𝑂𝑈𝑇,𝑂𝑉𝐸𝑅𝑆𝐻𝑂𝑂𝑇)2−𝑉𝑂𝑈𝑇
2                                                                      (2.3) 
 
Where   
 𝛥𝑉𝑂𝑈𝑇,𝑂𝑉𝐸𝑅𝑆𝐻𝑂𝑂𝑇   : Peak overshoots voltage allowed on the output. 
 𝐼𝐿,𝑚𝑎𝑥
1
                      
: Peak inductor current.  
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Because of this ESR in the capacitor the loss of power takes place and due to this the 
capacitor gets heated up. This temperature rise negatively affects the lifetime & reliability of the 
capacitor. Since excessive temperature negatively affects the reliability and the lifetime of a 
capacitor, an output capacitor with an adequate current rating should be selected. 
In order to achieve better output voltage regulation, low-ESR capacitors are required. 
Ceramic capacitors generally have very low ESR. 
2.4 Selecting the MOSFET 
 
Figure 2.1 shows the power stage of DC- DC Converter. The MOSFET Q1 High Side 
MOSFET, Q2 is the Low Side MOSFET. Basically both MOSFETs have to withstand the input 
voltage. The MOSFETs also have to have a capability to handle additional voltage spikes caused 
by parasitic inductances. The maximum current seen by both MOSFETs is the output current 
plus 50 % of the ripple current. Since both MOSFETs are switched dynamically their power 
dissipation results partly out of the static losses contributed by the on resistance and the current 
and partly out of the switching losses [6]. The MOSFET should be chosen which satisfy above 
criteria the voltage and power rating of MOSFETs can be obtained from its datasheet. 
      
 
Once the power and voltage rating criteria is satisfied and 𝑉𝑜𝑢𝑡, load current , switching frequency 
etc. determine the operating condition. The selection of the MOSFET is as follows: 
 Lower value of the RDS (on) have less power dissipation better converter will 
work. 
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 The rise and fall time for MOSFET. By the thumb rule, the time required to on & 
off a MOSFET, should be 100 times less than the switching period of the 
converter. 
2.5 Driving of the MOSFET 
 
                   One of the most crucial parts of the designing buck converter is to driving the 
MOSFET. From Fig 2.1 it is easily seen that the source of low side MOSFET Q2 is the grounded 
but the source of high side MOSFET Q2 is connected with the inductor or it can be said that the 
source Q2 is floating in this case because of this the gate voltage of high side MOSFET is required 
10V - 15V higher than supply DC voltage (𝑉𝐼𝑁 ). 
 
Figure 5  Buck converter 
 
By using KVL , 
                                   -𝑉𝐼𝑁 − 𝑉𝐺𝑆  + 𝑉𝐷𝑆 +   𝑉𝐺=0                                                                        (2.4) 
                            Or,       𝑉𝐺= 𝑉𝐼𝑁 + 𝑉𝐺𝑆 - 𝑉𝐷𝑆                                                                                 (2.5) 
 
 
Hence an extra driver circuitry is need to provide this 𝑉𝐺 to high side MOSFET.one of the most 
popular driver IC is used as a driver in Buck Converter is IR2110 [6]. 
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A bootstrap capacitor is connected between pin no. 7 & 6. During the off time of high side 
MOSFET Q2, the low side MOSFET is on, the bootstrap capacitor gets charged. During the on time 
of high side MOSFET Q2, the low side MOSFET is off. The bootstrap capacitor discharged through 
and desired MOSFET gate voltage is obtained [7] 
                    For proper driving of the MOSFET the value and the type of the bootstrap capacitor 
must be chosen carefully [8]. 
 
 
 
 
 
 
 
 
                                                                       Figure 6 IR2110 IC with bootstrap capacitor 
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2.5 Simulation of the synchronous Buck Converter 
              
 
  The PSICE simulation model of synchronous buck converter and the corresponding result is  
 
shown in respective Fig. 
 
 
 
 
 
 
Figure 7 Simulation model of the synchronous Buck converter 
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2.6 Simulation Result  
 
 
                                
Figure 8 Simulation model of the synchronous Buck converter 
 
 
Figure 9 Waveform of inductor current(Y axis) vs. time(X axis) 
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Figure 10 Waveform of high side MOSFET gate voltage(Y axis) vs. time(X axis) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 11 Waveform of low side MOSFET gate voltage (Y axis) vs. time(X axis) 
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2.7 Shoot through effect of MOSFET  
 
The lower  value of the Qgd/Qgs ratio of the low-side MOSFET, the better the synchronous buck 
will be to dV/dt shoot-through. To resolve this purpose the ratio should be <1. Ideal MOSFET is 
hardly feasible in real-life.as buck converter uses two MOSFET at any instant of time one 
MOSFET get turn on another get turn off. The MOSFET usually takes some time to get turn on 
and off may be in the order of ns but it takes. Hence there should have enough time delay between 
turning on of one MOSFET and turning off one MOSFET .Otherwise two MOSFET get turn off in 
a single time and the shoot through effect is take place which is not desire. 
 
 
 
Figure 12 Delay between two PWM signals 
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2.8 Hardware model  
 
 
 
 
 
Figure 13 Hardware model 
18 
 
2.8 Hardware result  
 
                        
Figure 14 waveform of high side MOSFET gate voltage (Y axis) vs. time(X axis) 
 
 
 
Figure 15 waveform of low side MOSFET gate voltage (Y axis) vs. time(X axis) 
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Figure 16 Waveform of output voltage (Y axis) vs. time(X axis) 
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Chapter 3 
                             Pulse Width Modulation Techniques 
 
 
 
 
 
In recent time it is seen that digital controller is far more advantageous over analog 
controller. For switching action of the MOSFET of the converter, high resolution digital pulse-
width modulator (DPWM) is required in order to achieve appreciable output voltage regulation 
and to eliminate errors due to the quantization effects of the ADC and the DPWM. In recent 
years, several methods are proposed for PWM generation as explained in [1].   
 
   3.1 Pulse Width Modulation 
 
      Pulse width Modulation is the most commonly used technique for controlling the electric 
power to electric devices .For PWM voltage or current, supplied to the load can be varied 
according to switch “ON” or “OFF” state. For a higher “ON” state of the switched corresponds 
to high voltage or current which transfer a high power to the load. Duty cycle of a PWM signal 
is the measure of “ON” time of the signal so duty cycle is proportion of “ON” time to its period. 
In general duty cycle is expressed in the term of percentage so 100% denotes fully “ON” state. 
The crucial point of PWM is that power dissipation in the switch in devices is very small 
during the “off” time there is practically no current flows through the switching device hence 
there is no voltage drop. And during its on time voltage drop across the switch is zero. As we 
know power loss is the product of voltage and current so in both cases power dissipation is zero. 
Because of its on-off nature it works very well in digital control. By using this PWM technique 
we can easily set a desired duty ratio.   
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 The average value is given as- 
                                                     𝑌𝑎𝑣𝑔 = 
1
 𝑇
 ∫ 𝑓(𝑡)
𝑇
0
 dt 
  Assuming the pulse waveform has low value 𝑌𝑚𝑖𝑛 and high value 𝑌𝑚𝑎𝑥 
                                                              𝑌𝑎𝑣𝑔 = 
1
 𝑇
(∫ 𝑓(𝑡)
𝐷.𝑇
0
 dt +  ∫ 𝑓(𝑡)
𝑇
𝐷.𝑇
 dt )                                                  (3.1) 
                                                   𝑌𝑎𝑣𝑔= D*𝑌𝑚𝑎𝑥 + (1-D) 𝑌𝑚𝑖𝑛                                                               (3.2) 
       If  𝑌𝑚𝑖𝑛 = 0 then   𝑌𝑎𝑣𝑔= D* 𝑌𝑚𝑎𝑥       
 Hence it can be concluded that a signal is directly dependent on duty ratio. 
              There is two type of methods by which we can generate PWM signal one is analog method 
another is digital method. In this project only digital method of PWM generation with 
microcontroller is discussed. 
 
 
3.2 Microcontroller based technique: 
     3.2.1 Microcontroller  
 
Microcontroller used microprocessor as its CPU, in addition with fixed amount of RAM .ROM, 
input output port, Timer, Serial port, Interrupt and clock circuit embedded on a single chip.  
Microcontroller is the device that is usually dedicated to a particular application. For example TV 
remote control, mobile phone. Since microcontroller is powerful digital processor the degree of 
control and programmability they provide significantly enhance the effectiveness of the application.  
The 8051 is the first microcontroller of MCS-51 family introduce by Intel Corporation at the end of 
1970.8051 is an 8 bit processor with 64 kb ROM and 128 byte RAM along with two timer, one 
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serial port, Six interrupt sources. The 8051 become widely popular after Intel allowed the other 
manufacturer to make a market any flavors of 8051.They please with the condition that they remain 
code-compatible with the 8051[10]. 
             
There are mainly two general programming approaches for generating PWM signal popularly used 
that are explained below. 
 
 Sequential approach Technique 
 Time multiplexed Technique 
3.2.2 Sequential approach technique 
 
             In this approach microcontroller core processor monitors the timing generation for “ON” 
and “OFF” status. The algorithm and flowchart for this approach is explained below. Flowchart 
given below shows the algorithm used in this approach. The program flow is sequential and 
processor of 8051 is engaged in the time slot generation for PWM signal. The input to this 
program is the digitized error signal generated from the plant. Digital version of the error signal 
is generated from the A to D converter used prior to this system. 
The program can be explained as the input in the form of 8 bits is obtained from the plant 
and then Ton, Toff timing values are calculated depending on the error. These timing values 
are fed to timer of the 8051 controller and the processor of the 8051 monitors these values and 
make the PWM output from the 8051 high and low representing “ON” and  ”OFF”  status of the 
pin. The algorithm for this method is in flowchart of fig 3.5. Drawbacks of this method are the 
processor is engaged in the time slot generation which can be done on other way and hence this 
method is not efficient. 
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Figure 17 Flowchart for sequential approach 
 
 
3.2.3 Time multiplexed approach: 
 
For this approach, the concept of interrupts is exploited.  Interrupts are explained as 
follows. 
The time multiplexed approach is the proposed approach in for PWM generation in this 
thesis. This approach uses timer and external interrupt of 8051. These interrupts will produce an 
interfere to current process and make the processor to respond it. To respond the interrupt the 
microcontroller executes an interrupt handler program which is also called as Interrupt Service 
Routine (ISR). At this location the respective instructions are saved which will be executed when 
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the processor transfers the program control here. 
                Here  at  the  ISR  of  timer  0,  instructions  for  toggling  the  status  of  PWM  output 
depending on Ton  and Toff     are saved and at the ISR of external interrupts a small program 
is written to update the Ton and Toff. The flowchart which is given below will explain the 
algorithm in detail. 
 
Figure 18 Flowchart for time multiplexed approach 
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3.3 NI MULTISIM Simulation diagram closed loop buck converter using 
sequential approach technique 
    The closed loop model of SBC using above listed DPWM technique is shown below. 
 
 
 
 
 
 
Figure 19 NI MULTISIM Simulation diagram closed loop SBC using 8052 
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3.4 Simulation result  
            The simulation result of closed loop synchronous buck converter with 5V applied voltage 
and 50% duty cycle is shown below. 
 
 
Figure 20 simulation result with load disturbance 
 
Figure 21 reference voltage tracking 
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Chapter 4 
 
 
 
 
 
Usage of computerized PID controllers for DC-DC converters is talked about in this chapter. The 
essential preferences of digital control over analog control are higher invulnerability to ecological 
changes, for example, temperature and maturing of parts, expanded adaptability by changing the 
product, more praiseworthy control procedures and lessened number of segments. Simple PID and 
PI controllers were initially planned utilizing frequency response techniques, and then changed 
over into digital controllers. 
 
4.1 Small Signal Analysis of Buck Converter 
 
Small signal analysis is carried out to know the dynamics of the system and configuration the 
compensators for the switching converters. The small signal models incorporate different transfer 
functions, for example, control to o/p, o/p impedance and so forth. In this way we can design the 
compensator as per our desire with respect to any of these normal for transfer function. The 
principle reason for doing small signal analysis is to see the real behavior of the switching converter 
around a fixed operating point. 
There are various methods that model these time variant systems into linear time invariant systems. 
State space averaging, Circuit averaging, Current injected approach are some of them. For our 
analysis we will take into account only state space averaging technique. 
          PID controller design 
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4.2 State Space Description for Each Interval 
 
Here it is assumed that the buck converter is in continuous conduction mode. Therefore two circuits 
are considered, one for the on time and other for the off time of the converter. During 𝑇𝑜𝑛 the switch 
is on and supply is connected to load through the inductor as shown. 
So for on time our equation for inductor voltage and capacitor current are, 
                     l g cv t =v  (t)-v (t)                                                                                                                     (4.1) 
                     ( ) ( ) ( ) c l oi t i t i t                                                                                                                     (4.2) 
By expanding above equation we get, 
                ( ) ( ) l g c
di
L v t v t
dt
                                                                                                                  (4.3) 
                 
( ) ( )

g cl
v t v tdi
dt L
                                                                                                                    (4.4) 
Similarly for the capacitor current,                           
       ( ) c l o
dv
 C i t i t
dt
                                      (4.5) 
      
( ) ( )
 c l c
dv i t v t
dt C RC
                                         (4.6) 
Now the above equations can be written as, 
                 
0 1/ 1/
1/ 1/ 0
l
l
g
cc
di
iL Ldt
v
vdv C RC
dt
 
       
                 
  
                                                                     (4.7) 
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                    0 1 l
c
i
y
v
 
  
 
                                                                                                                          (4.8) 
They may be written as, 
                  on onx A x B u                                                                                                                          (4.9) 
                  on ony C x D u                                                                                                                         (4.10) 
Here, onD =0 
Now we analyze the off time circuit, 
During off time the switch is open and the load current is supplied by the inductor stored energy. 
And this path is completed through the diode. 
During this time inductor voltage is, 
                  ( ) l cv t v t                                (4.11) 
                
( )
 l c
di v t
dt L
                                  (4.12) 
Similarly for capacitor current, 
                 ( ) ( ) ( )c l oi t i t i t                                                                                                            (4.13)      
                 
( ) ( )c l cdv i t v t
dt C RC
                                                                                                          (4.14)           
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These can also be written as, 
                 
( )0 1 0
 
( )1/ 1/ 0
l
l
g
cc
di
i tdt
v
v tdv C RC
dt
 
       
                 
  
                                                                      (4.15) 
                                     
                    
( )
0 1   
( )
l
c
i t
y
v t
 
  
 
                                                                                                                  (4.16) 
Above equations can be rewritten as, 
                     off offx A x B u                                                                                                                     (4.17) 
                     off offy C x D u                                                                                                                     (4.18) 
 
Here 0offD   
From above equations we can see that on offA A  and 0offB   
4.3 State Space Averaging 
 
Let the converter switch be on for the time nd T i.e. 𝑡𝑜𝑛 and 
'
nd T is the interval for which switch is 
off i.e.  
' (1 )off n nt d T d T   . 
The state space description can be written as 
ON:     ( )on onx t A x t B u t  for time  , nt nT nT d T  , n=1, 2, 3…                                           (4.19) 
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OFF:     ( )off offx t A x t B u t   for time   , ( 1)  nt nT d T n T    n=1, 2,3…                                 (4.20) 
 
The solutions to the above equations can be found by taking the integration over each interval of 
operation, 
    1( )on n on nA d t A d tn on onx n d T e x nT A e I B u
                                                                                 (4.21) 
   
' '
11 ( )off n off n
A d T A d T
n off offx n T e x nT d T A e I B u
                                                                     (4.22) 
Substituting (3) in (4) 
     
' '
1 11 ( ) ( )off n off non n on n
A d T A d TA d t A d t
on on off offx n T e e x nT A e I B u A e I B u
         
                     
' ' '
1 1 ( )off n off n off non n on n
A d T A d T A d TA d t A d t
on on off offe x nT A e e e B u A e I B u
                                  (4.23)                                                                                     
Then we get  
       
' ' '
0 11
n n off n off n off non n
A d A d T A d T A d TA d t
on onx n T e x nT A e e e B u
      
 
'
1       off n
A d T
off offA e I B
                                                                                                                          (4.24)                    
Now introducing the linear ripple approximation, 
ATe I AT   
Applying this we can get, 
       ' '1 on n off n n on n offx n T x nT A d A d Tx nT d TB u d TB u                                                         (4.25) 
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Expanding through Euler’s approximation we can approximate derivatives as follows, 
  ( )x nT T x nT
x
T
 
  
Applying this to the equation (7) we get, 
 ' '( )on n off n on n off nx A d A d x B d B d u                                                                                                  (4.26) 
 ' '( )on n off n on n off ny C d C d x E d E d u                                                                                                 (4.27)   
Intrinsically the d is a discrete quantity with single value over a cycle. Therefore  𝑑𝑛(𝑡) can be 
replaced by d(t) assuming a very small variations occur that can be neglected. 
             ' '( ) ( ) ( ( ) ( ))on off on offx A d t A d t x B d t B d t u                                                 (4.28)                 
                                  ' '( ) ( ) ( ( ) ( ))on off on offy C d t C d t x E d t E d t                                                          (4.29) 
4.4 Linearization 
The equations derived above are non-linear and we have to linearize them. To linearize and obtain 
small signal model we have to perturb them around an operating point (D, X, U). 
Let, 
ˆ ˆ ˆ, , d D d x X x u U u                                                                                                                      
(12)For small signal model we consider only first order terms and we obtain, 
ˆ ˆ ˆy Cx Eu                                                                                                                                                (4.30) 
Where
' on offA DA D A  ,
'
0on ffB DB D B  ,
'
 on offC DC DC  ,
'
on offE DE D E   
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The steady state value of duty ratio and state variables are obtained by considering the constant 
terms equal to zero and given as: 
0AX BU                                                                                                                                             (4.31) 
Y CX EU                                                                                                                                              (4.32) 
So using equation (14) & (15) we get, 
1Y CA BU EU                                                                                                                                    (4.33) 
Now extracting the small signal model: 
Applying Laplace transform to the equation and considering initial conditions to zero we get, 
         1 2 1 2( ) ˆˆ ˆ ˆsx s Ax s Bu s A A X B B U d                                                                            (4.34) 
       1 2 1 2( ) ( ) ˆˆ ˆsI A x s Bu s A A X B B U d                                                                                (4.35) 
       1 1 2 1 2( ) ( ˆˆ )xˆ s sI A Bu s A A X B B U d
       
 
                                                                  (4.36) 
By solving for above equation we get control to output transfer function we get, 
0
2( )ˆ
g
vd
RVv
G
s RLC sL Rd
 
 
                                                                                                                 (4.37) 
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If all the non-ideal case is considered, then during on time the converter circuit will be like this. 
 
 
 
 
 
The corresponding state space equation, 
˙
˙
1 1 1
( 0
( ) ( )
1
0 0
( ) ( ) ( )
c c
L dson g
c c cL L
load
c
c d
c c c
Rr r RR
r r v
L R r L R r L L R ri i
i
vR R
v v
C R r C R r C R r
   
                                              
                              (4.38) 
 
0
0 0
1 0 0 0 0
gc c
L
c c c load
cL
d
vRr r RR
iv
R r R r R r i
vi
v
    
                 
             
                                                                                (4.39) 
When the switch is off the circuit of converter shown below 
 
 
 
 
 
 
 
 
                                                      
Figure 22 ON time circuit 
Figure 23 off time circuit 
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˙
˙
1 1 1
( 0
( ) ( )
1
0 0
( ) ( ) ( )
c c
L d g
c c cL L
load
c
c d
c c c
Rr r RR
r r v
L R r L R r L R r Li i
i
vR R
v v
C R r C R r C R r
   
                                               
                               (4.40) 
0
0 0
            
1 0 0 0 0
gc c
L
c c c load
cL
d
vRr r RR
iv
R r R r R r i
vi
v
    
                 
             
                                                                    (4.41) 
By using state space averaging as done in above ideal case and after linearizing the equation it can 
be write that, 
0
c
L c
c c
Rr R
V I V
R r R r
 
 
                                                                                                                                        (4.42) 
Where,         
(1 )p g p d
L
D V D V
I
a a

          and    
(1 )
     
p g p d
c
RD V R D V
V
a a

                                        (4.43) 
 
By putting the value of 𝐼𝐿 and  𝑉𝑐 in equation no. (5) 
  
   
0
1 1
 
p d p dp g p gc c
c c c c
D V R D VD V RD VRr Rr R R
V
R r a R r a R r a R r a
 
       
   
                          (4.44) 
  Now,       on L dsonr r r    off L dr r r    and P on P offa R D r D r    
So, for a given output voltage and input voltage the duty ratio with parasitics is derived as, 
 
 
0
0 ( )
off d
p
off on g d
V R r V R
D
V r r R V V
 

  
                                                                                                                           (4.45) 
After obtaining steady state values of 𝐷𝑃 , 𝐼𝐿 and 𝑉𝑐, all the transfer function arising out of the state 
space model can be derived for open loop power stage. Assume that the state of the incremental 
linearizing model is zero initially. 
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 Then the transfer function is, 
 
    ( ) 1  
( )
g d L off on c
vd
R V V I r r sCr
G s
s
   


                                                                                           (4.46) 
 
Where, 
 
           2 c c off p on off c p on off off p on p offs s LC R r s L RC r r D r r r C D r r r R D r D r               
                                                                                                                                                                                  (4.47) 
By putting all the value of parameter in equation no. the transfer function can be re written as, 
 
 
5
7 2 4
6.014 62
5.066 5.734 10.04
vd
e s
G s
e s e s

 
 

   
                                                                                            (4.48) 
4.5 Exact Tuning of the PID Controller 
4.5.1 Motivation 
The primary inspiration to utilize this method is that it serves to plan the controller on the mixture 
of the phase margin with bandwidth and gain margin with phase margin. It likewise serves to fuse 
the steady state performance. This technique likewise has the focal point of figuring the parameters 
by utilization of pen, paper and the calculator.it might be connected to the systems where the plants 
careful model is not known however a little learning of the plants bode response will bail us out of 
the issue.. 
4.5.2 Objective 
To plan a controller that fulfills our requirements of desired frequency response characteristics in 
programming (MATLAB) and likewise in equipment additionally with a little blunder and 
alteration. 
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4.5.3 Method of tune 
 The loop transfer function should satisfy two main condition: 
1. The transfer function should be proper and it should not contain any right pole. 
2. The polar plot of the L(𝑗𝜔) for ω≥0 intersects the unit circle and negative semi-real axis only 
once. 
3. If this criteria is met then proceed to the method described below 
Transfer function of PID controller: 
                             
1
                        1  PID P d
i
C K T s
T s
 
   
 
                                                                (4.49) 
The equation can be written in polar form 
     jPIDC j M e
                                                                                                                          (4.50) 
Also plant can be represented as 
                ( )| ( ) | j G jG j G j e                                                                                                              (4.51) 
Now loop transfer function becomes 
     ( ( ))| | ( ) j G jL j G j M e                                                                                              (4.52) 
Now parameters will be calculated as follows: 
 cosP g gK M                                                                                                                         (4.53) 
2 4
2
g g
i
g
tan tan
T

 
   
                                                                                                      (4.54) 
d iT T                                                                                                                                       (4.55) 
Here   g gM M   
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( ) g PM G j      
 𝜎 = degree of freedom=   d
i
T
T
  this ratio affects the position of zeroes of PID 
4.5.4 Validation of above described method 
The above is applied to the buck converter to verify whether the parameter values obtained from the 
previous method gives the satisfactory result or not. 
Component values of the Buck converter: 
Inductor (L) =.0.522mH, 𝑟𝐿= 0.02 Ω, Capacitor(C) =94µF, 𝑟𝐶= 0.01 Ω load resistance (R) = 5𝛺, Switching 
Frequency=10 kHz 
Input voltage=5V, Output voltage=2.5V, Output current=0.5A 
We choose PM=60°, steady state gain = 30 dB ,𝑓𝑐 = 1𝑘𝐻𝑧 and  we get controller parameters as follows, 
 For
1 5   , 0.175PK   , 9196IK   ,
56.66 10DK
   
 
Figure 24 Bode plot of uncompensated system 
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Figure 25 Bode plot of compensated system 
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Flowchart of PID algorithm in digital domain 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  Start 
   Declare working variable 
Set input, PWM output, 
Reference 
Set 𝐾𝑃,  𝐾𝐼 ,  𝐾𝐷 
  𝑒(𝑘) = 𝑉𝑟 − 𝑉𝑜(𝑘) 
𝑃 = 𝐾𝑃𝑒[𝑘] 
I= 𝐾𝐼T ∑ e[i]
k
i=0  
D =
𝐾𝐷
T
{e[k] − e[k − 1]} 
PID = P + I + D 
If PID = 0 
Update PWM 
duty cycle No change in 
PWM duty cycle 
YES NO 
 
Figure 26 flow chart of digital PID controller 
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The transfer function of an integrator can be obtain by using backward difference method 
                                                                         
1
Tz
M z E z
z


                                                 (4.56) 
As the differentiator is the reciprocal of integrator transfer function. Hence, 
                                                           
1
1
c P I D
Tz z
G z K K K
z Tz

  

                                      (4.57) 
To calculate the duty cycle required difference equation for digital PID controller is, 
                                            
0
[ ] { [ 1]}
k
D
P I
i
K
u k K e k K T e i e k e k
T
                                    (4.58) 
4.6 Hardware model 
 
 
 
                                                           Figure 27 hardware circuit 
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4.7 Hardware result of different reference voltage 
 
 
 
 
Figure 28  Hardware output voltage when reference voltage is 3V 
 
 
 
 
Figure 29 Startup transient responses when reference voltage is 3V 
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Chapter 5                                                                                        
                                                                      Conclusion                                                      
                             
DC-DC converters proselyte unregulated DC data voltage into controlled DC output voltage. 
Advanced digital control of DC-DC converters has a few preferences over simple analog control. 
The favorable circumstances incorporate higher resistance to ecological progressions, expanded 
adaptability by changing the software, more developed control methods, integration of power 
management function and diminished number of component. 
 
Advanced PID is executed on the ARDUINO microcontroller for a model synchronous 
buck converter and trial results were exhibited. Exploratory results show that the digital PID and 
PI controllers could attain quick transient reaction without overshoot and great dismissal to load 
aggravations in relentless state.  
The digital adaptive PID is model free since the gain factor  β(k) is only on the normalized error  
eN(k) and normalized error change  ∆eN(k) 
 It can be implemented to any other converter topology 
 This scheme is easily be  implemented using DSP or FPGA  
5.1 Suggested Future work 
 
 The immediate future work would be to use a suitable state feedback controller for 
efficient controlling and make the system more stable 
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